ETRI-Knowledge Sharing Plaform

ENGLISH

성과물

논문 검색
구분 SCI
연도 ~ 키워드

상세정보

학술지 Multicore Flow Processor with Wire-Speed Flow Admission Control
Cited 5 time in scopus Download 4 time Share share facebook twitter linkedin kakaostory
저자
두경환, 윤빈영, 이범철, 이순석, 한만수, 김환우
발행일
201211
출처
ETRI Journal, v.34 no.6, pp.827-837
ISSN
1225-6463
출판사
한국전자통신연구원 (ETRI)
DOI
https://dx.doi.org/10.4218/etrij.12.1812.0046
초록
We propose a flow admission control (FAC) for setting up a wire-speed connection for new flows based on their negotiated bandwidth. It also terminates a flow that does not have a packet transmitted within a certain period determined by the users. The FAC can be used to provide a reliable transmission of user datagram and transmission control protocol applications. If the period of flows can be set to a short time period, we can monitor active flows that carry a packet over networks during the flow period. Such powerful flow management can also be applied to security systems to detect a denial-of-service attack. We implement a network processor called a flow management network processor (FMNP), which is the second generation of the device that supports FAC. It has forty reduced instruction set computer core processors optimized for packet processing. It is fabricated in 65-nm CMOS technology and has a 40-Gbps process performance. We prove that a flow router equipped with an FMNP is better than legacy systems in terms of throughput and packet loss. © 2012 ETRI.
키워드
Flow admission control, Flow management, Flow-based network processor, Multicore processor, OpenFlow
KSP 제안 키워드
Admission control(AC), CMOS Technology, Denial of service attack, Flow Admission Control, Flow Router, Flow-based, Legacy system, Reduced Instruction set computer(RISC), Second generation(2G), Setting up, Short time