|
Journal
|
2023 |
T‐depth reduction method for efficient SHA‐256 quantum circuit construction
Jong-Heon Lee IET Information Security, v.17, no.1, pp.46-65 |
6 |
원문
|
|
Conference
|
2021 |
T-depth Reduction Method for Efficient SHA-256 Quantum Circuit Construction
Jong-Heon Lee International Conference on Information Security and Cryptology (ICISC) 2021 (LNCS 13218), pp.368-391 |
0 |
원문
|
|
Conference
|
2018 |
An Analysis of an RF Link Budget and RSSI Circuit Design for Long-Range Communications
Lee Kyong Hee International Conference on Ubiquitous and Future Networks (ICUFN) 2018, pp.768-770 |
2 |
원문
|
|
Conference
|
2017 |
Implementation of an Asynchronous Micro-Controller on the Commercial FPGA
Zi Ho Shin International Conference on Advanced Computer Theory and Engineering (ICACTE) 2017, pp.1-7 |
|
|
|
Journal
|
2013 |
Architectural Design Issues in a Clockless 32 Bit Processor Using an Asynchronous HDL
Oh Myeong-Hoon ETRI Journal, v.35, no.3, pp.480-490 |
4 |
원문
|
|
Conference
|
2011 |
Design of Clockless 32-bit Processor Architecture Using an Asynchronous HDL
Kim Young Woo 대한전자공학회 종합 학술 대회 (하계) 2011, pp.1638-1641 |
|
|
|
Conference
|
2010 |
2.14/3.5 GHz Novel Dual-band Negative Group Delay Circuit Design based on Composite Right/Left Handed Transmission Line
최흥재 European Microwave Conference (EuMC) 2010, pp.441-444 |
|
|
|
Conference
|
2009 |
Design of Clockless 32-bit Processor Core Using a Top-Down Based Asynchronous Circuit Design Flow
Oh Myeong-Hoon International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC) 2009, pp.816-818 |
|
|
|
Conference
|
2009 |
Modified-Nauta Operational Transconductance Amplifier for 400 MHz High-Q VHF Filter
Park Jungwoo Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) 2009, pp.132-135 |
2 |
원문
|
|
Journal
|
2008 |
Low-Power Direct Conversion Transceiver for 915 MHz Band IEEE 802.15.4b Standard Based on 0.18 μm CMOS Technology
Nguyen Trung Kien ETRI Journal, v.30, no.1, pp.33-46 |
11 |
원문
|
|
Journal
|
2007 |
A 9-Bit 80-MS/s CMOS Pipelined Folding A/D Converter with an Offset Canceling Technique
Seung-Chul Lee ETRI Journal, v.29, no.3, pp.408-410 |
6 |
원문
|
|
Journal
|
2002 |
A Kernel-Based Partitioning Algorithm for Low-Power, Low-Area Overhead Circuit Design Using Don’t-Care Sets
Choi Ick Sung ETRI Journal, v.24, no.6, pp.473-476 |
|
|
|
Journal
|
2002 |
A Design of Low-Power 8-bit Microcontroller
Lee Sangjae 전자공학회논문지 SD, v.39, no.2, pp.63-71 |
|
|
|
Conference
|
2001 |
Silicon substrate coupling noise modeling, analysis, and experimental verification for mixed signal integrated circuit design
W. Jin International Microwave Symposium (IMS) 2001, pp.1727-1730 |
|
원문
|