|
Conference
|
2024 |
Signal Quality Analysis of Microwave Photonic Filtering for 6G Communications
Kim Jaeseong International Conference on Information and Communication Technology Convergence (ICTC) 2024, pp.1421-1423 |
0 |
원문
|
|
Journal
|
2024 |
Design of Multi-Band GPS/KPS RTK Simulator
정영호 Journal of Positioning, Navigation, and Timing, v.13, no.3, pp.341-353 |
|
원문
|
|
Journal
|
2020 |
Efficient hardware implementation and analysis of true random‐number generator based on beta source
Park Seong Mo ETRI Journal, v.42, no.4, pp.518-526 |
3 |
원문
|
|
Journal
|
2019 |
경량 동적 엘리먼트 메칭(Dynamic Element Matching) 기술을 이용한 저전력 디지털-아날로그 변환기(DAC) 설계
윤동현 IEEE Access, v.7, pp.112617-112628 |
9 |
원문
|
|
Conference
|
2016 |
Analysis of the Effects of Stationary Clutter on Moving Target Detection Radar
Lee Sung Jun Asia-Pacific Microwave Conference (APMC) 2016, pp.1-3 |
0 |
원문
|
|
Conference
|
2016 |
Possibility Verification of Drone Detection Radar based on Pseudo Random Binary Sequence
Lee Sung Jun International SoC Design Conference (ISOCC) 2016, pp.297-298 |
13 |
원문
|
|
Journal
|
2015 |
Efficient Construction of Order-Preserving Encryption Using Pseudo Random Function
Jho Nam-Su IEICE Transactions on Communications, v.E98.B, no.7, pp.1276-1283 |
1 |
원문
|
|
Conference
|
2013 |
위성항법신호 교란대응을 위한 신호생성기 구현
Sin Cheon Sig International Conference on Information and Communication Technology Convergence (ICTC) 2013, pp.813-814 |
1 |
원문
|
|
Conference
|
2013 |
High-Speed J-Delayed & K-Dimensional LFSR Architecture in VLSI
Jeong Chan Bok International Midwest Symposium on Circuits and Systems (MWSCAS) 2013, pp.433-436 |
0 |
원문
|
|
Conference
|
2011 |
High-Speed Architecture for K-Dimensional LFSR in H/W Implementation
Jeong Chan Bok International Midwest Symposium on Circuits and Systems (MWSCAS) 2011, pp.1-4 |
2 |
원문
|
|
Journal
|
2008 |
Initial Timing Acquisition for Binary Phase-Shift Keying Direct Sequence Ultra-wideband Transmission
Kang Kyu-Min ETRI Journal, v.30, no.4, pp.495-505 |
8 |
원문
|
|
Journal
|
2008 |
Design and Implementation of Open-Loop Clock Recovery Circuit for 39.8 Gb/s and 42.8 Gb/s Dual-Mode Operation
Lim Sang-Kyu ETRI Journal, v.30, no.2, pp.268-274 |
1 |
원문
|
|
Journal
|
2008 |
A 40 Gb/s Clock and Data Recovery Module with Improved Phase-Locked Loop Circuits
박현 ETRI Journal, v.30, no.2, pp.275-281 |
0 |
원문
|
|
Conference
|
2008 |
A Bucket ID Transformation Scheme for Efficient Database Encryption
Lee Donghyuk International Conference on Information Networking (ICOIN) 2008, pp.1-5 |
1 |
원문
|
|
Journal
|
2005 |
High Speed Multimedia Optical Network using Optical Spread Spectrum/CDMA with Acquisition and Tracking Scheme
Kim Bong Kyu Telecommunications Review, v.15, no.6, pp.924-932 |
|
|
|
Conference
|
2005 |
Design of an Authentication Protocol for Secure Electronic Seals
박성수 International Conference on Information Systems (ICIS) 2005, pp.1-5 |
|
|
|
Journal
|
2002 |
A New Robust Watermark Embedding into Wavelet DC Components
Joo Sanghyun ETRI Journal, v.24, no.5, pp.401-404 |
88 |
원문
|
|
Conference
|
2002 |
A 0.58-1 Gb/s CMOS data recovery circuit using a synchronous digital phase aligner
Taesik Cheung Midwest Symposium on Circuits and Systems (MWSCAS) 2002, pp.385-388 |
|
원문
|