ETRI-Knowledge Sharing Plaform

Cmos Process Cmos Technology Digital Multimedia Broadcasting Phase Shifter Gain Control Haar-Like Features System-On-Chip(SoC) Turbo Decoder Video Codec Fpga Implementation Mpeg-4 Video Single-Chip Phased Array Baseband Receiver Simulation Results Ict Convergence Negative Resistance Phase Error Real-Time Application Radar Transceiver Standard Cell Library Creative Technology Embedded Dsp Ghz Band Lte Uplink MPEG-4 AVC Memory System Noise Figure(NF) X-Band Cost-Effective Fixed-Point Low-If Power Dissipation Rescue Robot Discrete Cosine Transform Face Detection Frequency Synthesizer Low Power Consumption Memory Address Experimental Result H.264 Video Decoder Multimedia Decoding Radar System Signal Noise Ratio(SNR) Shuffling Algorithm Soft Processor Face Recognition System Frequency-Modulated Continuous Wave(FMCW) Process Technology Through-The-Wall Virtual Platform 65nm Cmos Class B Xilinx Virtex Control Range Colpitts Oscillator Hardware Design Memory Bandwidth Performance Bottleneck Parallel Memory Parallel Processing Fire-Fighting 2D-IDCT Broadcasting Services Continuous Wave Radar Channel Estimation(CE) Conflict Graph Computing Power Eye Detection Embedded Media Estimation Technique Filter Order Fractional-N Pll Frequency Tuning Range Illumination Invariant High Gain Internal Loads Impulse Radio(IR) Input Power Low-Complexity Multimedia Data Number Of Cycles Radio Frequency(RF) Power Band Packet Error Rate Oscillator Circuit Power Gain Real-Time Test Spectrum Leasing Secondary User(Su) Secondary Link Supply Noise(SN) Semiconductor Technology Through-Wall Radar Video Coding Multimedia Applications C Language Correction System Array Size Critical Path Charge Pump Data Capture Elimination Method High-Quality High Signal-To-Noise Ratio Hand-Written Information And Communication High-Precision Image Format Impulse Radar Impulse Signal K-Band Logic Depth Loop Bandwidth Linked List Linear Phase Motion Estimation(ME) Motion Compensation(MoCo) Monopulse Radar Physical Layer Security(Physec) Parallel Programming Model Programming Models Quality Of Service(QoS) Phase Control Risc Core Subthreshold Region Sub-1v Cmos Bandgap Reference Small Area Assembly Code Bit Serial Backward Compatibility Effective Implementation Error Rate Performance Fpga Device Finite Impulse Response (Fir) Filter Feedback Loop Fmcw Radar Sensor Hardware Model High Voltage Impulse Generator Heterogeneous Feature High Flexibility High-Resolution Instruction Sets Low Supply Voltage Lc Tank Latency Time Low Voltage Operation Mimo Detection Multiple Input Multiple Output(MIMO) Modulation Scheme Mhz Bandwidth Memory Access Pattern National Standard Optimal Transmission Rms Error Resource Utilization Robot Applications Sub-Mmwave Transmission Strategy Technology Infrastructure Terrestrial Trunked Radio(TETRA) Viterbi Decoder Video Processing 3gpp Lte Systems Analog To Digital Converter(ADC) Audio Processing Audio Effects Channel State Information(CSI) Common Subexpression Elimination Control Logic Data Services(DSs) Doppler Effect Detection And Tracking Eureka-147 Efficient Algorithms Frequency Error(FE) Filter Coefficients Hardware And Software Gain Range Integrity Verification Inverse Quantization Infrastructure Support Max-Log-Map Algorithm Multi-Core Architecture Mobile Media Modulation Bandwidth Physical Random Access Channel(PRACH) Operational Amplifiers(Op-Amps) Quad-Core Random Access Preamble Radar Sensing Rate Control Receiver Module Self-Quotient Image Speech Codec Software And Hardware Co-Design Sampling Time(Ts) Target Information Test Standards Worst-Case Audio Codec 2D-DCT 40nm Cmos Beam Steering Cascaded Classifier Complementary Metal-Oxide-Semiconductor(CMOS) Dedicated Hardware Design And Implementation Feature Extraction Enhanced Data Rate High Throughput(HTP) Ka-Band Logical Depth Its Architecture Linear Discriminant Analysis(LDA) Low Noise Amplifier(LNA) Mobile Tv Micro-Processor Memory Page Memory Modules Open Technology Performance Degradation Power Device Physical Memory Radar Signal Processing Rescue Operation Subthreshold Cmos Silicon Wafer Tv Applications Vector Sum Vlsi Architecture Video Formats Two-Dimensional(2D) Array Receivers Biased Error Chirp Signals Current-Mode(CM) Code Generator Just-In-Time Detection Method Distributed Arithmetic Architecture Development Environment Digital Audio Effect Decoder Architecture Data Broadcasting Differential Vco Data Processing Error Resilience(ER) Error Concealment External And Internal Fpga Platform Hardware System Illumination Effect Hand-Held Low Latency Multiple Constant Multiplication(MCM) Maximum Output Power Noise Frequency Preamble Detection Operating Energy Symbol Mapping Video System Wide Frequency Single Channel Application Software Access Conflict Baseband Chip Baseband Processor CMOS RF Channel Decoder Coding And Decoding Configurable Memory Design Method Ergodic Rate Embedded Control Error Amplifier Finite Impulse Response Filter(FIR filter) Form Factor High Reliability Human Detection Imperfect Csit Locking Range Limited Visibility Low Phase Noise Multi-Core Processor Operating System Power Delay Profile(PDP) Offset Voltage Pipeline Structure Primary Users(PUs) Pipelined Adc Push-Pull Qr Decomposition Qos Level Pll Synthesizer Radar Applications Radar Cross Section Uwb Radar Small Size Total Power Wireless Multimedia Unmanned Aerial Vehicle Software Implementation Ac-Dc Audio And Video Bit Rate Computational Requirements Computational Complexity Detection Techniques Detection Algorithm Detection Latency Digital Audio Broadcasting Efficient Architecture Fpga/Asic Implementation Error Correction Hierarchical Modulation Hardware Implementation High Speed Intra Refresh Lte Downlink M-Algorithm Overall Performance Pulse Width Quasi-Ml Rf Front End Radar Soc Secrecy Rate Scan Conversion Transmit Beamforming Transaction Level Model Temperature Variations Time Duration Verification Module 0.18um Cmos Variable Length Coding Wide Tuning Discrete Fourier Transform Hw-Sw Codesign 5 Ghz