ETRI-Knowledge Sharing Plaform

Cmos Technology Fpga Implementation Xilinx Virtex Single Chip Digital Multimedia Broadcasting Real-Time Application Parallel Memory Phase Error Phase Shifter Gain Control Haar-Like Features Radar System Signal Noise Ratio(SNR) System-On-Chip(SoC) Turbo Decoder Video Codec Mpeg-4 Video Face Recognition Systems Limited Visibility Simulation Results Control Range Colpitts Oscillator Error Correction Hardware Design Memory Bandwidth Performance Bottleneck Parallel Processing Negative Resistance Radar Transceiver Broadcasting Services Baseband Receiver Continuous Wave Radar Fire-Fighting Impulse Radio(IR) Ict Convergence Phased Array Power Gain Standard Cell Library Noise Figure(NF) Creative Technology Embedded Dsp Ghz Band High Performance Lte Uplink MPEG-4 AVC Memory System Small Area X-Band Cost-Effective Low-If Rescue Robot Power Dissipation Viterbi Decoder Receiver Module Control Logic Data Services(DSs) Face Detection Frequency Synthesizer Hardware And Software Low Power Consumption Max-Log-Map Algorithm Memory Address Complementary Metal-Oxide-Semiconductor(CMOS) Design And Implementation Experimental Result H.264 Video Decoder Low Noise Amplifier(LNA) Multimedia Decoding Soft Processor Shuffling Algorithm Through-The-Wall Frequency-Modulated Continuous Wave(FMCW) Process Technology Virtual Platform Small Size Class B Number Of Cycles Negative Transconductance Oscillator Circuit Through-Wall Radar Target Echoes Rescue Operations Channel Estimation(CE) Coding Gain Conflict Graph C Language Computing Power Correction System DVB-H Eye Detection Estimation Technique Embedded Media Filter Order Frequency Tuning Range Fractional-N Pll High Gain Hardware Module Illumination Invariant Internal Loads Low-Complexity Monolithic Integrated Circuit Multimedia Applications Multimedia Data Nanometer-Scale Real-Time Test Semiconductor Technology Supply Noise(SN) Input Power Modified Discrete Cosine Transform(MDCT) Spectrum Leasing Secondary User(Su) Secondary Link Power Band Packet Error Rate Processing Speed Video Coding 2D-IDCT 6 Ghz Access Method Next-Generation New Technologies Subthreshold Region Array Size Artificial Intelligence Critical Path Charge Pump Quality Of Service(QoS) Data Capture Elimination Method Environmental Information High Signal-To-Noise Ratio Hand-Written High-Precision High-Quality Iii-V Devices Image Format Impulse Radar Impulse Signal Logic Depth Linked List Long Term Evolution(LTE) Loop Bandwidth Large Amounts Of Data Linear Phase Motion Estimation(ME) Motion Compensation(MoCo) Micro-Doppler Monopulse Radar Risc Core Sub-1v Cmos Bandgap Reference Information And Communication Inverse Fast Fourier Transform Physical Layer Security(Physec) Pre-Coding Phase Control Phase Resolution Parallel Programming Model Programming Models Technology Infrastructure Optimal Transmission Terrestrial Trunked Radio(TETRA) Rms Error Real-Time Operation Assembly Code Bit Serial Backward Compatibility Error Rate Performance Effective Implementation Electronic Devices Fpga Device Finite Impulse Response (Fir) Filter Feedback Loop Fmcw Radar Sensor Hardware Model Heterogeneous Feature High Flexibility High-Resolution High Voltage Impulse Generator Iterative Decoder Instruction Sets Latency Time Low Voltage Operation Low Supply Voltage Lc Tank Mimo Detection Multiple Input Multiple Output(MIMO) Memory Access Pattern Modulation Scheme Mhz Bandwidth National Standard Resource Utilization Robot Applications Sub-Mmwave Video Processing 3gpp Lte Systems Source Coding Transmission Strategy Operational Amplifiers(Op-Amps) Oscillation Frequency Radar Sensing Transconductance (Gm) Target Information Test Standards Sampling Time(Ts) Analog To Digital Converter(ADC) Audio Processing Audio Effects Common Subexpression Elimination Channel State Information(CSI) Doppler Effect Disaster Risk Detection And Tracking Eureka-147 Efficient Algorithms Frequency Error(FE) Filter Coefficients Gain Range Iii-V Compound Semiconductors High-Bandwidth Memory Integrity Verification Inverse Quantization Infrastructure Support Mobile Media Micro-Motion Modulation Bandwidth Random Access Preamble Rate Control Sensing Technology Storage Device Single Carrier Frequency Division Multiple Access(SCFDMA) Self-Quotient Image Physical Random Access Channel(PRACH) Quantum Devices Quad-Core Worst Case Verilog Rtl Software And Hardware Co-Design Speech Codec Operating Frequency Visual Information Open Technology Subthreshold Cmos Scaling Down Risk Detection Radar Signal Processing Audio Codec Beam Steering Cascaded Classifier Dedicated Hardware Enhanced Data Rate Feature Extraction Equivalent Resistance Future Directions High Throughput(HTP) Its Architecture Ka-Band Logical Depth Linear Discriminant Analysis(LDA) Logic Synthesis Low Current Mobile Tv Micro-Processor Memory Page Memory Modules Memory Processing 40nm Cmos Recent Trends Spiking Neural Networks Shift Register Spin-Torque Transfer Peak Amplitude Power Ratio Performance Degradation Power Device Physical Memory Processing-In-Memory Vlsi Architecture Video Formats Vector Sum 2D-DCT Writing Speed Silicon Wafer Software Architecture Terahertz Technology Tv Applications Wide Frequency Symbol Mapping Noise Frequency Operating Energy Just-In-Time Array Receivers Biased Error Chirp Signals Current-Mode(CM) Code Generator Detection Method Development Environment Decoder Architecture Data Broadcasting Differential Vco Data Processing Digital Audio Effect Data Capacity Double Date Rate Error Resilience(ER) Error Concealment External And Internal Fpga Platform Hardware System Hand-Held Inp Hbt Illumination Effect Low Latency Multiple Constant Multiplication(MCM) Maximum Output Power Distributed Arithmetic Architecture Single Channel Small Unmanned Aerial Vehicle Preamble Detection Video System Two-Dimensional(2D) Xilinx Fpga 65nm Cmos Application Software Offset Voltage Operating System Pipelined Adc Total Power Technological Solutions Reference Model Rf Receiver Radar Applications Access Conflict Baseband Chip Baseband Processor CMOS RF Communication System Configurable Memory Coding And Decoding Channel Decoder Capacitor Load Channel Noise Qos Level Digital Signal Processing Design Method Drone Detection Dynamic Random-Access Memory(DRAM) Development Trends Ergodic Rate Embedded Control Error Amplifier Finite Impulse Response Filter(FIR filter) Form Factor Fixed Point Operation High Reliability Human Detection Imperfect Csit Locking Range Low Phase Noise Mobile Multimedia Multi-Core Processor Multicore Architecture Multimodal Sensing Radar Cross Section Sample Data Primary Users(PUs) Pipeline Structure Power Delay Profile(PDP) Pll Synthesizer Push-Pull Qr Decomposition Wireless Multimedia Virtex-6 Uwb Radar Software Implementation Wide Tuning Optical Devices Overall Performance Temperature Variations Time Duration Radar Soc Radio Frequency (Rf) Audio And Video Ac-Dc Bit Rate Broadband Communication Computational Complexity Computational Requirements Controlled Resistor Detection Latency Discrete Fourier Transform Detection Techniques Detection Algorithm Digital Audio Broadcasting Efficient Architecture Hw-Sw Codesign Hierarchical Modulation High Speed Hardware Implementation Intra Refresh Lte Downlink M-Algorithm Magnetic Random Access Memory 120 Ghz 0.18um Cmos Core Circuit Rf Front End Reed-Solomon Decoder Sige Bicmos Process 5 Ghz Fpga/Asic Implementation Secrecy Rate Pulse Width Quasi-Ml Variable Length Coding Verification Module Scan Conversion Transaction Level Model Transmit Beamforming