ETRI-Knowledge Sharing Plaform

Memory Bandwidth Cmos Process Performance Bottleneck Memory System Memory Access Pattern Memory Address Shuffling Algorithm Soft Processor Video Codec Digital Multimedia Broadcasting Parallel Processing Parallel Memory Conflict Graph Video Decoding Embedded Dsp Cmos Technology Low Power Consumption Multi-Core Architecture Multi-Standard Physical Memory Process Technology Access Conflict Hardware Design Variable Length Coding Single-Chip Low-Complexity Multimedia Applications Real-Time Test Standard Cell Library Uhd Video Linked List MPEG-4 AVC Motion Compensation(MoCo) Cost-Effective Fixed-Point High Flexibility Instruction Sets Low-If Power Dissipation Ultra-Low-Energy Audio Effects Frame Memory Hardware And Software Hardware Complexity Mode Decision Processor Core Software And Hardware Co-Design Video Applications Audio Codec Coding Efficiency Dedicated Hardware Experimental Result H.264 Video Decoder Memory Management Multimedia Decoding Memory Page System-On-Chip(SoC) Simd Architecture Compression Ratio Digital Audio Effect Low Latency Rate-Distortion Optimization(RDO) Active Devices Configurable Memory Multi-Core Processor Experiment Results Mpeg-4 Video Mobile Phone Overall Performance High Efficiency Video Coding Ap Soc Arm Processor Audio Data Baseline Profile Baseband Receiver Broadcasting Services Context Adaptive Camera Phone Correction System C Language Computing Power Data Transfer Design Methodology Embedded Media Embedded Compression High Frame Rate Large Size Multimedia Data Number Of Cycles Power Band Power Processor Reference Data Ultra Hd Multi-Fpga Adaptive Prediction Application Specific Processor Bandwidth Requirements Commercial Products Effect System Gain Control Function Modules Hand-Written Hardware Interface High-Quality Ingap/Gaas Hbt MPEG-2 TS Noise Figure(NF) Parallel Programming Model Programming Models Processor Architecture Real-Time Video Risc Core Subthreshold Region Spatial Transformation System Development Assembly Code A/V Synchronization Bit Selection Backward Compatibility Compressed Data Coding Method Data Fetch Effective Implementation Efficient Implementation H.265 Encoder Inter-Layer Multi-Level Mapping Method National Standard Resource Utilization Single-Side Terrestrial Trunked Radio(TETRA) Two-Level Text-To-Speech(TTS) Search Method Speech Synthesizer Scalable Architecture Short Time Video Processing Vliw Processor Vlsi Hardware Architecture Viterbi Decoder Modulation Scheme Usb Host Controller Coding Scheme Analog To Digital Converter(ADC) Audio Processing Control Logic Clock Frequency Discrete Cosine Transform Eureka-147 Golomb Code Inline Assembly Linux Driver Mobile Devices Mobile Media Psnr Loss Quad-Core Reconfigurable System Rate Control Synopsys Design Compiler Side Band Starting Point Speech Codec Sampling Time(Ts) Soc System Scientific Publishing Virtual Prototype Verilog Hdl Video Compression Open Source Built-In Compression Algorithm Digital Signal Processor(DSP) Enhanced Data Rate Estimation And Compensation Fast Computation Frequency Detection Highly Parallel In-Loop Filter Mobile Tv Micro-Processor Memory Modules Performance Analysis Parallel Decoding Performance Degradation Subthreshold Cmos Silicon Wafer Transport Stream(TS) Sampling Frequency Single Core Video Formats Tv Applications Uhd Images C Code Device Driver Data Broadcasting Data Processing Decoder Architecture Error Resilience(ER) Error Concealment Error Recovery External Memory Fpga Prototype Fpga Platform Lip Sync Operating Energy Pipeline Processor Software Optimization Symbol Mapping Turbo Decoder Carry Out Design Environment Virtual Model Video System Virtual Platform Baseband Processor Baseband Chip Coding And Decoding Channel Decoder CMOS RF Coding Unit(CU) Code Size Decompression Time Fast Motion Estimation High-Performance Applications Image Sequence ITU-T Maximum Frequency Pipeline Structure Pipelined Adc Rate Loss Speeded Up Robust Features(SURF) System-On-A-Chip Total Power Selection Scheme Specific Applications Scalable Hevc System-Level Virtualization Software Implementation Skip Mode Video Coding Standard Wireless Multimedia Center Point 0.18um Cmos Audio And Video Bit Rate Computational Requirements Control Range Cu Mode Configurable Processor Custom Instructions Digital Audio Broadcasting Error Correction Fpga Implementation Fpga/Asic Implementation Global Motion Estimation Hierarchical Modulation Hardware Overhead Image Rejection Intellectual Property(IP) Intra Refresh Optimized Algorithm Reduced Complexity Rf Front End System-Level Design Time Duration Sd Card Software Bugs Variable Length Code