ETRI-Knowledge Sharing Plaform

Memory Bandwidth Cmos Process Parallel Memory Memory System Memory Access Pattern Memory Address Soft Processor Shuffling Algorithm Video Codec Digital Multimedia Broadcasting Parallel Processing Performance Bottleneck Conflict Graph Hardware Design Embedded Dsp Cmos Technology Low Power Consumption Multi-Core Architecture Multi-Standard Physical Memory Process Technology Access Conflict Video Decoding Variable Length Coding Single-Chip Low-Complexity Multimedia Applications Real-Time Test Standard Cell Library Uhd Video Linked List Motion Compensation(MoCo) MPEG-4 AVC Cost-Effective Fixed-Point High Flexibility Instruction Sets Low-If Power Dissipation Audio Effects Ultra-Low-Energy Video Applications Processor Core Frame Memory Hardware And Software Hardware Complexity Mode Decision Software And Hardware Co-Design Audio Codec Coding Efficiency Dedicated Hardware Experimental Result H.264 Video Decoder Memory Page Memory Management Multimedia Decoding Simd Architecture System-On-Chip(SoC) Compression Ratio Digital Audio Effect Low Latency Rate-Distortion Optimization(RDO) Active Devices Configurable Memory Multi-Core Processor Experiment Results Mobile Phone Mpeg-4 Video Overall Performance High Efficiency Video Coding Arm Processor Ap Soc Audio Data Camera Phone Context Adaptive C Language Computing Power Correction System Data Transfer Design Methodology Baseline Profile Baseband Receiver Broadcasting Services Ultra Hd Embedded Media Embedded Compression High Frame Rate Large Size Multi-Fpga Multimedia Data Number Of Cycles Power Band Power Processor Reference Data Adaptive Prediction Application Specific Processor Commercial Products Bandwidth Requirements Effect System Gain Control Hand-Written Hardware Interface High-Quality Ingap/Gaas Hbt MPEG-2 TS Noise Figure(NF) Parallel Programming Model Programming Models Processor Architecture Real-Time Video Spatial Transformation Risc Core Subthreshold Region System Development Text-To-Speech(TTS) Two-Level Assembly Code A/V Synchronization Compressed Data Coding Method Data Fetch Bit Selection Backward Compatibility Terrestrial Trunked Radio(TETRA) Video Processing Vliw Processor Vlsi Hardware Architecture Viterbi Decoder Efficient Implementation Effective Implementation H.265 Encoder Inter-Layer Multi-Level Modulation Scheme Mapping Method National Standard Resource Utilization Scalable Architecture Short Time Search Method Speech Synthesizer Single-Side Analog To Digital Converter(ADC) Audio Processing Coding Scheme Clock Frequency Control Logic Discrete Cosine Transform Sampling Time(Ts) Usb Host Controller Virtual Prototype Verilog Hdl Video Compression Eureka-147 Golomb Code Inline Assembly Linux Driver Mobile Devices Mobile Media Open Source Psnr Loss Quad-Core Reconfigurable System Rate Control Scientific Publishing Synopsys Design Compiler Soc System Speech Codec Side Band Starting Point Tv Applications Compression Algorithm Digital Signal Processor(DSP) Built-In Transport Stream(TS) Video Formats Enhanced Data Rate Estimation And Compensation Fast Computation Frequency Detection Highly Parallel In-Loop Filter Mobile Tv Memory Modules Micro-Processor Performance Analysis Parallel Decoding Performance Degradation Subthreshold Cmos Single Core Silicon Wafer Sampling Frequency Carry Out C Code Data Processing Device Driver Decoder Architecture Data Broadcasting Design Environment Turbo Decoder Virtual Model Video System Uhd Images Virtual Platform Error Resilience(ER) Error Concealment Error Recovery External Memory Fpga Prototype Fpga Platform Lip Sync Operating Energy Pipeline Processor Software Optimization Symbol Mapping CMOS RF Coding Unit(CU) Code Size Coding And Decoding Channel Decoder Decompression Time Baseband Processor Baseband Chip Total Power Video Coding Standard Wireless Multimedia Fast Motion Estimation High-Performance Applications Image Sequence ITU-T Maximum Frequency Pipeline Structure Pipelined Adc Rate Loss Speeded Up Robust Features(SURF) Specific Applications Scalable Hevc System-Level Virtualization Skip Mode Selection Scheme Software Implementation System-On-A-Chip Audio And Video Center Point Control Range Custom Instructions Cu Mode Computational Requirements Digital Audio Broadcasting Bit Rate Time Duration Variable Length Code 0.18um Cmos Error Correction Configurable Processor Fpga/Asic Implementation Function Module Fpga Implementation Global Motion Estimation Hierarchical Modulation Hardware Overhead Intra Refresh Image Rejection Intellectual Property(IP) Optimized Algorithm Reduced Complexity Rf Front End System-Level Design Sd Card Software Bugs